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Abstract: As the insulated gate bipolar transistor (IGBT) modules have their own specific characteristic switching forms,
their turn-on and turn-off times are changed according to practical applications. For the conventional gate drives, gate
resistors are used to adjust the turn-on and turn-off times which change switching losses that have a significant amount
in total losses. Collector current rate of change, diC /dt and collector-emitter rate of change, dvCE /dt are dependent
on each other and they affect operating parameters in high power converters. Relations between current and voltages
during the switching transitions are given and effects of the changes in electrical parameters for the operation of IGBT
are described. Thereafter, closed-loop gate drive with analog control that performs independent control of diC /dt and
dvCE /dt of a new generation IGBT module platform for high power applications is proposed. Unlike conventional gate
drives, proposed closed-loop drive makes constant diC /dt possible while dvCE /dt is decreased to increase the eﬀiciency
of the power conversion system. This leads to decrease of the switching losses without changing the electromagnetic
interference (EMI), IGBT voltage, and current stresses which are related with the rate of change of collector current.
Simulations are performed in a double pulse test circuit in which new package next high power density dual (nHPD 2 )
family MBM450FS33F Hitachi dual IGBT with 3300V 450A ratings is modelled.
Key words: Closed-loop gate drive, insulated-gate bipolar transistors (IGBTs), switching losses, turn-on and turn-off
energy

1. Introduction
Insulated gate bipolar transistors (IGBTs) are widely used in a variety of areas. Especially in high power
converters, high voltage and high currents make switching behaviour of IGBTs important to be worked in the
safe operating area (SOA). Gate drivers are employed to drive the IGBT with the desired gate current and
also for safety switching. Conventional gate drives (CGDs) control switching transients diC /dt and dvCE /dt
of IGBTs by manual selection of several gate resistors. Gate resistance also results in the variation of switching
delay time that affects the control performance of power converters. CGDs control overshoot of the collector
voltage and IGBT short circuit by active clamping and desaturation monitoring methods to protect IGBTs and
the other components in a power electronics system [1–4]. diC /dt changes related with dvCE /dt according
to gate current which affects the switching losses, electromagnetic interference (EMI) issue and peak electrical
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characteristics as shown in Figure 1. EMI problems are directly related with the value of diC /dt which requires
control of the current rate of change [5].

if

increases

then,

current overshoot @turn-on
voltage overshoot @turn-off
electrical noises (EMI)

increases

switching energies (losses)

decreases

Figure 1. diC /dt effects over electrical characteristics.

Ideal IGBT drive’s capability is to turn the IGBT at specified levels of diC /dt and dvCE /dt regardless of
load current, dc-link voltage, or junction temperature and to keep it within the SOA by means of controllable
current and voltage peaks. In addition, the gate driver should be designed to withstand IGBT terminal voltage
against high common-mode (CM) dvCE /dt transients.
The rate of change of collector current ( diC /dt ) is described in (1) for turn-on and turn-off, respectively
[6];
IL
VGG − (VT − 2g
)
diC
m
,
=
R
C
g
ies
dt
+ Ls

at turn-on

gm

IL
VT − VGG + 2g
diC
m
=
,
Rg Cies
dt
+ Ls

(1)
at turn-off

gm

where VGG is gate voltage, IL is load current, gm is IGBT transconductance, Rg is external gate
resistance, Cies is IGBT input parasitic capacitance, VT is IGBT threshold voltage, Ls is the stray inductance
between the IGBT chip emitter and the Kelvin emitter terminal of the IGBT. As seen in (1), gate resistance Rg
is not dominant to change diC /dt against transconductance of IGBT for CGDs. High delay time also occurs
with CGD when gate resistor value is increased [6].
The rate of change of collector-emitter voltage depends actually on Miller capacitance and IGBT gate
current which is defined as
VGC
iG
dvCE
=−
=−
(2)
dt
dt
CGC
Figure 2 shows the relations of gate voltage and collector-emitter voltage at turn-on and at turn-off
switching intervals. Each interval are divided into characteristic sections which are detailed in Table 1. dvCE /dt
always changes when the gate voltage is constant. This switching interval is called Miller Plateau. During the
Miller Plateau, the gate voltage ( vGE ) and so the gate current ( ig ) is constant [7, 8]. This is shown with phase
B-C at turn-on in Figure 2(a) and phase C-D at turn-off in Figure 2(b). According to (2), dvCE /dt depends on
Miller capacitance ( CGC ) and gate current ( ig ) where Miller capacitance is related to IGBT module in which
the characteristic value cannot be changed. Therefore, the only control parameter that can change the dvCE /dt
can be gate current for CGDs.
Besides (1), the rate of collector current change is calculated as a function of gate current and the input
capacitance as given in (3),
diC
dvGE
iG
iG
= gm
= gm
≃ gm
dt
dt
Cies
CGE
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Figure 2. Collector-emitter and gate voltage waveforms for one switching cycle.
Table 1. IGBT turn-on and turn-off processes.

Intervals
(A-B)

Turn-on
Input capacitance CGE is charged.

Turn-off
Input capacitance CGE is discharged.

(B-C)

Gate voltage passes through the v(GE,th) .
IGBT starts to conduct. vCE starts to decrease.
Constant gate voltage area (Miller Plateau).
vCE decreases its final minimum value immediately.

Constant gate voltage area (Miller Plateau).
vCE increases and reaches DC link voltage.
vCE overshoots and sits on v+.
vGE passes through the vGE,th .
IGBT stops conducting.
Gate voltage reaches its final minimum value.

(C-D)

(D-E)

Gate voltage reaches its final positive value.

According to (3), the rate of collector current change depends on transconductance of the IGBT, gate
current, and the gate-emitter capacitance where gm and CGE cannot be changed at the driver side. Gate
current is again the only control parameter that changes the diC /dt .
As a result, in CGDs, diC /dt and dvCE /dt can only be changed by gate resistor. Both diC /dt and
dvCE /dt cannot be changed separately and setting one of them will result in the other one being fixed at a
certain value. In order to control the rate of changes independently, they have to be adjusted individually,
which cannot be performed in CGDs. An IGBT module with an antiparallel power diode is actually designed to
achieve bidirectional current flow. The dynamic behaviours of the power diode are significantly impacting the
transient switching of IGBT. Analysing the dynamic characteristics of power diodes shows that the peak reverse
recovery current, IRR given in (4), is proportional to the reverse recovery current rate of change, diR /dt, which
is the same as the collector current rate of change also at the commutation of antiparallel diode and the IGBT
at turn-on [9].
IRR ≃ 2.810−6 BVBD

p

IF diR /dt

(4)

where IF is diode forward current, BVBD is diode breakdown voltage. The voltage overshoot, vOV , is
also proportional to the rate of change of the IGBT collector current during the turn-off and expressed as in
(5)
vOV = Ls

diC
dt

(5)

where Ls is the stray inductance of complete circuit.
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The overshoot of the collector-emitter voltage occurs at turn-off and current overshoot occurs at turn-on,
but all of these stresses that affect the SOA of the IGBT, and EMI issues of the system are related to collector
current rate of change, diC /dt . Decreasing gate resistor to reduce energy losses results in increase of diC /dt
and dvCE /dt together and this leads to increase of overshoots of the IGBT, which is an undesirable situation
for the power converters. Overshoots are decreased with increase of gate resistor, but this causes higher energy
dissipation which affects the thermal state and the life of the IGBT module. The tradeoffs between EMI issue
and switching losses are investigated in many studies such as in [10].
Many studies have been carried out on IGBT gate drive. There are active and closed-loop gate drive
methods that change the switching transients by changing gate resistors [11, 12], change gate current parallel
with pulse waveform according to feedbacks of collector current and collector-emitter voltage [13–26] and change
gate voltage according to different switching periods [27, 28]. Closed-loop gate drive methods that directly
change the pulse width modulation (PWM) voltage and thus control the gate current are given in [5, 6, 29–
45]. Digital control methods are given in [29–37]. Analog-to-digital controller (ADC) and digital-to-analog
controller (DAC) converters are used for feedbacks and the digital control algorithm are achieved in a field
programmable gate array (FPGA). These methods have drawbacks of delay in ADC and DAC that affect the
switching delay times. Much more effective methods use analog control for the feedback algorithm. With the
high bandwith operational amplifiers (OPAMPs), the control loop achieved high accuracy and minimum delays
for the switching. These methods are proposed with diC /dt control only [5, 6, 38], dvCE /dt control only [39–43],
and both diC /dt and dvCE /dt control [44, 45].
In order to overcome the disadvantages of the CGDs, the proposed gate drive method is developed. Since
voltage and current transitions take place in different time intervals, diC /dt and dvCE /dt rates of high power
IGBT module can be controlled independently in a closed-loop system. A new type half-bridge 3300V, 450A
Hitachi IGBT module (MBM450FS33F) is used to apply the switching algorithm proposed in this paper, which
provides some challenge and improved performance against other closed-loop gate drive studies. MBM450FS33F
module is a new chip design IGBT which is physically new platform for high power IGBT module category.
They have advantages of 75% reduction of inductance, 20% increase in power density and scalable design to
increase the current capability of high power converters. The proposed IGBT gate drive control method achieves
drive parameters over other closed-loop methods as outlined below:
1. High DC bus voltage: Closed-loop analog gate control designs given in the literature switch IGBTs
under maximum 1000VDC bus voltage. The proposed control method is studied when DC bus voltage is
1830VDC which is much more critical especially at turn-off. The new method implements effective control
with faster turn-off dvCE /dt value.
2. Module scalable design: MBM450S33F IGBT module is designed according to parallel operation to
increase the power capacity. The proposed gate drive method controls diC /dt and this helps to achieve
transient equal current sharing (TECS) in paralleling operation.
3. Low inductance sensing: MBM450FS33F IGBT module offers low inductance internal design to reduce
oscillations in converter systems. Sensing the voltage slope with high oscillations at the transition time
interval over low inductance is a challenge for the active gate drivers. The proposed gate drive senses
diC /dt accurately using parasitic inductance, LEe , between the main emitter and Kelvin emitter of the
IGBT module.
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2. Proposed closed-loop gate drive
Ideally, it is clear in Figure 3 that collector-emitter voltage change is zero in the region of collector current
change, and collector current change is zero in the region of collector-emitter voltage change, which means that
the changes of vCE and iC do not occur at the same switching transition times.

vCE

vCE

iC

di/dt region
dv/dt region

dv/dt region
di/dt region

iC

(a) at turn-off

(b) at turn-on

Figure 3. Collector-emitter voltage and collector current behaviours at one switching cycle.

Due to the diode reverse recovery current at turn-on, the collector current, which has a peak in the
turn-on state, drops to the normal level while the negative current change coincides with the collector voltage
change. Although this situation initially causes change in dvCE /dt , its effect during the turn-on will be very
small.
Because switching speeds are independent of each other during the turn-on and turn-off intervals, single
controller can easily be used for simultaneous control of dvCE /dt and diC /dt . This allows separate current and
voltage control loops with one controller, which makes the control system simple.
The proposed closed-loop gate drive circuit model that includes diC /dt and dvCE /dt feedbacks are
given in Figure 4, where collector-emitter voltage and Kelvin emitter voltage are used as inputs for the analog
controller. The feedback proportional to dvCE /dt is obtained directly from capacitor CV and resistor RF 1 which
is a phase-lead compensation structure that is used to measure the collector-emitter voltage slope ( dvCE /dt ).
Derivative voltage, calculated as in (6), then feeds the input of Opamp 1.
vCE,dvCE /dt = RF 1 · CV · dvCE /dt

(6)

Feedback proportional to diC /dt feeds input of the Opamp 3 which is obtained from the stray inductance
LEe . Output feedback voltage ( vEe,diC /dt ) is filtered and scaled with R-C-R integrator circuit and calculated
as in (7) when RF B6 << RF B5 . CF B is selected to filter the MHz level voltage oscillations over the LEe .
vEe = −LEe diC /dt,
(vEe − vEe,diC /dt )/RF B6 = CF B · dvEe,diC /dt /dt

(7)

kv and ki , given in (8), are two feedback gains that are used to adjust diC /dt and dvCE /dt . These gains
remain constant throughout the entire switching cycle according to desired diC /dt and dvCE /dt values. Two
different control loops are active in successive times over a single PI controller. Although both control loops have
separate gains, they operate on the common control reference PWM voltage. Feedback voltages are added to
vP W M reference PWM voltage and vC control voltage occurs after the PI block. PWM control signal ( vP W M )
remains at the desired constant value at the positive cycle during the transition period of positive diC /dt and
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Figure 4. Proposed closed-loop control circuit diagram.

negative dvCE /dt; and during the transition period of negative diC /dt and positive dvCE /dt , vP W M stays
at the required constant value at the negative cycle. vF B,diC /dt is feedback voltage of diC /dt , vF B,dvCE /dt is
feedback voltage of dvCE /dt as given in (9).
kv = 1 +

RF B 2
RF B 1

and

ki = 1 +

RF B 3
RF B 4

vF B,dvCE /dt = kv · vCE,dvCE /dt ,
vF B,diC /dt = ki · vEe,diC /dt

(8)

(9)

A control error voltage ( ve ) is generated by current and voltage feedbacks that are added to the reference
PWM voltage ( vP W M ) in the closed loop as seen in Figure 5. Because the change intervals of the vCE and
iC are different from each other, their feedback sample voltages occur in succession. They do not affect their
control loop and this feature leads to seperate change of diC /dt and dvCE /dt on their own active intervals.
Error voltage is applied to the PI controller to generate the control voltage ( vc ). PI controller can be
built by fast operational amplifier where (ideal) gains can be written as in (10). After the PI unit, push-pull
drive is used to provide the needed current to drive IGBT module.
Kp = 1 + R2 /R1 ,
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iC

vCE
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VPWM  VEe
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VPWM  (dvCE / dt )

VPWM  VEe
Figure 5. Complete cycle of switching with feedback voltages of diC /dt and dvCE /dt .

3. Simulations
Double pulse test power circuit and gate drive control circuit is modelled in ANSYS Simplorer. New package
3300V 450A dual IGBT modules have been recently designed by manufacturers. These modules are easy to be
used in parallel in power converters with the advantages of high power density and easy scalable features. The
dynamic behaviour model of MBM450FS33F IGBT module is generated to use in analysis. vGE - iC , vCE - iC ,
vF - iF , Zthjc -t waveforms are used directly from the module datasheet. Parameters which are used to model
the IGBT module are listed as in Table 2.
Table 2. Input parameters for IGBT model.

Symbol
Cin
Cr
RG
LGE xt
Ltot
Rtot

Definition
Input capacitance
Feedback (miller) capacitance
Internal gate resistance
External gate stray inductance
Total lead stray inductance
Total lead resistance

Value
24nF
1nF
6.2 Ω
2nH
9nH
18 mΩ

The circuit as in Figure 6 is simulated and different situations are investigated in this part. Pulse width is
chosen as 10 µ s. DC-link voltage vDC is 1800 VDC. System line inductance Ls is 60 nH. The load inductance
LLOAD is 1200 µ H and its resistance RLOAD is 2 m Ω. Collector current level goes up to 450 A at turn-on
interval. As the MBM450FS33f dual IGBT module is selected, its inductance LEe between kelvin emitter and
power emitter is calculated as 3 nH which is used for feedback inductance for diC /dt . This emitter inductance
value is extracted from the IGBT short circuit test waveforms of the manufacturer.
3.1. Load variations in proposed gate control
Collector current changes with different load values. Normally, for the conventional gate drivers, increasing
the system load leads collector current to rise that results with the increase of diC /dt. Ton turn-on time
493
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Ls

C1

LLOAD
G1

RLOAD

C2E1

vDC
Proposed
Closed-Loop
Gate Drive

MBM450FS33F
Module

G2

e

LEe
E2

Figure 6. Double pulse test circuit with feedbacks.

increases with the collector current while Tof f turn-off time decreases with the collector current as depicted in
the datasheet of the MBM450FS33F IGBT module.
For the proposed diC /dt and dvCE /dt closed-loop control, it can be seen from Figures 7a and 7b that
load variations do not affect the rates of change of current and voltage. Their rates of change become stable at
turn-off and turn-on switching cycles, which means that the load current does not change the electrical stresses
during the switching instant.
vce (kV)

ic (kA)
vce

ic

vce (kV)
vce

ic (kA)

ic

0

1

2

3

time (us)

(a) at turn-off.

0

1

2

3

time (us)

(b) at turn-on.

Figure 7. Simulation results of vCE and iC waveforms for load variation at turn-off and turn-on.

3.2. diC /dt and dvCE /dt independent control
To explain the basic function of the proposed independent control, feedback gains are changed in simulations
and all iC and vCE waveforms are curved together. Figures 8a and 8b shows the turn-off and turn-on switching
transitions for a variation of dvCE /dt when the diC /dt is kept constant. By changing the feedback resistor
of RF B2 in the dvCE /dt feedback loop, it is seen that only dvCE /dt changes with 4kV /µs , 3.2kV /µs , and
2.8kV /µs at turn-off and 2.1kV /µs , 1.6kV /µs , and 1.3kV /µs at turn-on. diC /dt stays constant with 0.9kA/µs
at turn-off and 0.6kA/µs at turn-on simultaneously.
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Figures 9a and 9b show the turn-on and turn-off switching transitions for a variation of diC /dt when the
dvCE /dt is kept constant. By changing the feedback resistor of RF B3 in the diC /dt feedback loop, it is seen
that only diC /dt is changing with 1kA/µs , 0.7kA/µs , and 0.5kA/µs at turn-off and 0.6kA/µs , 0.4kA/µs ,
and 0.3kA/µs at turn-on. dvCE /dt stays constant with 4kV /µs at turn-off and 2kV /µs at turn-on in all
switching cycles. In conventional gate drives, peak of the collector-emitter voltage vCE normally increases
when the diC /dt increases at turn-off, whereas the overshoot of vCE is same in all diC /dt values with the
proposed closed-loop gate drive as seen in Figure 9a.
vce (kV)

ic (kA)

vce (kV)

vce

ic (kA)

vce

ic

ic
4.0kV/us
3.2kV/us
2.8kV/us

2.1kV/us
1.6kV/us
1.3kV/us
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0.9kA/us
0

1

2

time (us)

3

0

1

(a) at turn-off

2

3

time (us)

4

(b) at turn-on

Figure 8. Simulation results of vCE and iC waveforms for (a) turn-off and (b) turn-on at different dvCE /dt values
when diC /dt is constant.
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vce

ic (kA)

vce

ic
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0.6kA/us
0.4kA/us
0.3kA/us

1.0kA/us
0.7kA/us
0.5kA/us

2.0kV/us

4.0kV/us
0

1

2

3

(a) at turn-off.

time (us)

0

1

2

3

4

time (us)

(b) at turn-on.

Figure 9. Simulation results of vCE and iC waveforms for (a) turn-off and (b) turn-on at different diC /dt values when
dvCE /dt is constant.

3.3. Comperative study with CGDs
The following study is derived in order to show the benefits of the proposed control against open loop, i.e. resistive CGD. Comparison is done with the same 3.3kV, 450A IGBT half-bridge model (Hitachi MBM450FS33F)
based on switching losses. Turn-off and turn-on waveforms of switching transients for iC and vCE are shown
in Figures 10a and 10b, respectively. Left column shows the closed-loop control, rigth column shows the CGDs
waveforms at turn-off and turn-on. Waveforms are derived to show the controllability of the current and voltage
change speed in the current study. dvCE /dt is set to 1.8kV/µ s and gate resistors of the CGD are adjusted
for the same dvCE /dt value with the closed-loop drive for turn-on analysis. In CGD, diC /dt is measured as
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0.4kA/ µ s. dvCE /dt is set to 3.3kV/µ s and gate resistors of the CGD are adjusted for the same voltage slope
as the closed-loop drive for turn-off analysis. In CGD, diC /dt is measured as 0.4kA/ µ s. However, contrary to
CGDs, due to the independent control of current, diC /dt is set to be 0.8kA/ µ s at turn-on and 1.1kA/ µ s at
turn-off for the proposed closed-loop control. In addition to illustrate the slope differences of diC /dt , Figure
10 shows also the energies at turn-on and turn-off. The proposed gate drive enables decrease of switching
energies significantly by its ability to set diC /dt faster than CGDs. As a result, the comperative study shows
that diC /dt can be changed while dvCE /dt is constant by using the closed-loop gate drive technique which is
not possible with CGDs. Restrictions of SOA operation and EMI can be solved to decrease power losses of the
IGBT module with independent control of voltage and current slope which is described in detail in the following
section.

(a)

(b)
Figure 10. Simulation comparison of CGD and closed-loop voltage and current waveforms for (a) turn-off and (b)
turn-on at different diC /dt values when dvCE /dt is constant.
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3.4. dvCE /dt control with constant diC /dt
The critical issue for the proposed gate drive is the ability to change dvCE /dt without changing diC /dt by using
feedback gain kv . Therefore, energy losses of the IGBT module in the operation of high power energy conversion
can be decreased without the increase of overshoots of the vCE and iC at turn-off and turn-on, respectively.
Also, EMI issue is not affected. The relationship of the switching system parameters of the proposed gate
control is seen in Figure 11.

increases

then,

if
constant

switching energies (losses)

decreases

current overshoot @turn-on
voltage overshoot @turn-off
electrical noises (EMI)

constant

Figure 11. Proposed algorithm’s effect over the electrical characteristics.

In order to describe the effect of the proposed switching algorithm over the energy losses, mathematical
expressions are given [46]. The voltage and current waveforms are considered to be linear to simplify the switching energy expressions. Discrete change areas of the voltage and current waveforms make energy expressions
dvCE /dt and diC /dt related basically as given in (11).
Turn-on switching energies are expressed in three parts which are voltage slope related, Eon,dvCE /dt ,
current slope related, Eon,diC /dt , and reverse recovery related, Eon,irr . Turn-off switching energies are expressed
in three parts which are voltage slope related, Eof f,dvCE /dt , current slope related, Eof f,diC /dt , and tail current
related, Eof f,tail for turn-off switching interval. It can be seen in (12) that by the proposed method, increase
of the dvCE /dt leads to decrease of the Eon and Eof f in which diC /dt is constant.
Eon = Eon,dvCE /dt + Eon,diC /dt + Eon,irr
Eof f = Eof f,dvCE /dt + Eof f,diC /dt + Eof f,tail

Eon =

(11)

iL .vDC
vDC
iL .vDC
iL
1
2
·
· (1 − σs )2 +
·
− · Ls · iL
2
| dvCE /dt |
2
| diC /dt | 2
|
{z
} |
{z
}
Eon,dvCE /dt

Eon,diC /dt

s
+ (iL ·
|

Qrr
+ Qrr ) · vDC · (1 − σs )2
| diC /dt |
{z
}

(12)

Eon,irr

Eof f =

iL .vDC
iL .vDC
vDC
iL
1
·
· (1 + σs )2 +
·
+ · Ls · i2L + vDC · Qt
| {z }
2
| dvCE /dt |
2
| diC /dt | 2
|
{z
} |
{z
} Eof f,tail
Eof f,dvCE /dt

Eof f,diC /dt

where vDC is the DC-link voltage, Qrr is the stored reverse recovery charge of the diode, σs is the
ratio between voltage drop across Ls and voltage vDC during the current slope, and Qt is the stored charge
extracted by the tail current.
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Figures 12a and 12b show the main principle idea of the proposed hard switching method clearly. Eon
and Eof f change according to change in dvCE /dt with the diC /dt kept constant. It is clearly seen that, by
the proposed control technique, without changing diC /dt, switching energy losses can be adjusted. As diC /dt
is constant, collector-emitter voltage peak ( vov ) and collector current peak ( irr ) stay constant at turn-off and
turn-on, respectively.
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Figure 12. Simulation results of Eof f and Eon at different dvCE /dt values when diC /dt is constant.

4. Conclusion
A new type of closed-loop gate drive technique based on diC /dt and dvCE /dt feedback control is proposed in
this paper. Different change time intervals of current and voltage allows dvCE /dt and diC /dt to be controlled
with the same PWM reference gate voltage. Control of current and voltage slopes independently leads to
reduction of the switching energy losses for a constant diC /dt while changing dvCE /dt . Constant diC /dt limits
the collector-emitter voltage ( vCE ) and collector current ( iC ) overshoots and conducted and radiated-mode
noise levels in the power conversion system. Otherwise, in CGDs, there has to be a trade-off between losses and
safety operation parameters like EMI, voltage and current overshoots.
The control method is implemented using the double pulse test circuit and model of a new type nHPD 2
series MBM450FS33F Hitachi high power IGBT is used for the simulations. Feedbacks and control side of the
closed-loop gate drive are implemented using analogue circuits. The new closed-loop control method achieves
very high speed switching at high voltage ( >1800VDC) especially at turn-off transient in which voltage overshoot
occurs. With the high-accuracy current slope control over very low internal inductance sensing, the proposed
closed-loop control enables paralleling of MBM450FS33F IGBT modules that have scalable design to increase
power in a converter system. CGDs employed in different IGBT modules with same gate resistors results in
various levels of safe operating area issues. Unlike the conventional methods, the closed-loop gate drive allows
hardware to be used with different models of IGBT modules without changing gate resistors.
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Despite its advantages, the proposed gate drive control may have some limitations at the implementation.
The system can be sensitive to electronic component tolerances because the proposed method is composed of
analogue circuits. Proper selection of operational amplifiers should be done to avoid control limitations, such
as voltage drift due to the temperature, slew rate and common mode rejection ratio. Since turn-on and turnoff transitions are in nanosecond levels, high analogue control bandwidth has to be used to achieve accurate
dvCE /dt and diC /dt feedback signals. PCB layout design is critical to avoid electrical noises because of high
current switching at high voltage.
As a future research, the proposed control method will be tested with different IGBT models and
performance of the method will be analysed. In addition, transfer functions of the whole closed-loop system
will be conducted to confirm the new control method. Some traction converter-based system disturbances such
as IGBT thermal effect and instantaneous DC bus voltage fluctuations will be modelled to test the stability of
the proposed control method.
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